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Abstract Within integrated circuit design, parasitic
capacitance associated with the realisation of a resistor can
limit circuit performance for certain applications, such as
the analogue-to-digital converter. In this paper, a segmen-
tation guarding layout technique is introduced that offers
the circumvention of the parasitic capacitance of integrated
resistors. The segmentation guarding technique is demon-
strated on both diffusion and polysilicon integrated
resistors.
Keywords CMOS  Integrated resistor  Segmented layout
guarding  Parasitic capacitance
1 Introduction
Passive components, such as integrated resistors, are key
elements of analogue and mixed-signal integrated circuit
(IC) systems. The designed impedance of such resistors are
dependent on the doping level, the resistivity of process
material and the layout dimensions. The electrical parasitic
reactance associated with an integrated resistor of a given
geometry varies with temperature and voltage offset [1, 2].
The temperature changes the mobility of carriers, built-in
potential and the depletion width of the resistor and sub-
strate. Voltage variation causes the change of mobility and
the depletion width of the resistor body. In order to char-
acterise integrated resistors, models have been proposed
and studied over several years; the equivalent circuits of
both the diffusion and polysilicon resistor are shown in
Fig. 1 [3–6]. The 3-terminal models, including two nodes
and a substrate terminal, yield an accurate electrical
behavioural model which may be used when the substrate
under the resistor area is not connected to the reference
ground (conventional two-terminal resistor models always
bias the substrate to the ground) [1]. These models are
lumped approximations; in reality, the capacitance is dis-
tributed along the length of the resistor.
The diffusion resistor and polysilicon resistor are com-
monly used in IC design. As shown in Fig. 1(a), the model of
a diffusion resistor consists of contact resistances (Rxa and
Rxb), substrate resistance (Rxt), two p–n junction diode cur-
rent sources (Ira and Irb) and parasitic capacitances (Cja Cjb
and Cjc). Such capacitances are dominated by the depletion
junction capacitance [1]. Figure 1(b) shows the equivalent
circuits for a polysilicon resistor; its parasitic capacitance
C is dominated by the poly-oxide capacitance [3].
The impedance of these types of integrated resistors is
reduced by the capacitive parasitic current at high fre-
quencies. This current is proportional to the charging
potentials across such capacitances. A shielding voltage
with equal potential mitigates the capacitive reactance as
no charge flow results.
2 Proposed segmentation guarding technique
In the IC platform, ratios of the resistance of integrated
resistors may be easily implemented by conventional
methods, such as matching and dummy structure layout
techniques. However, the frequency response of IC resis-
tors with conventional layout is dominated by the parasitic
capacitance at high frequencies.
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The RF SPICE models of IC resistors, as given in Fig. 2,
contain two types of parasitic capacitance; the stray
capacitance of the resistor body (Cp) and resistor-to-sub-
strate capacitance (Cs) [7].
For the simulation and analysis (Fig. 2), the input signal
is applied at node 1 or 2 and the substrate is connected to
ground (common terminal). The transfer function can be
written as,
H sð Þ ¼ sCpRþ 4
sRð2Cp þ CsÞ þ 8 ð1Þ
As the transfer function shows, the model has a pole and
a zero in frequency domain. The zero is determined by the
stray capacitance. The pole is controlled by both stray and
resistor-to-substrate capacitance. In conventional IC
design, Cs is a few orders larger than Cp. The approximate
frequency response of the model is illustrated in Fig. 3.
The usable frequency range of the IC resistor is dominated
by the pole. However, to increase this frequency range,
both Cs and Cp need to be mitigated.
The slope of the roll-off for the pole, as demonstrated in
Eq. (1), is determined by bothCs andCp. An accurate ratio of
the resistors is the key of common circuit performances, such
as the instrumentation amplifier. In Fig. 4(a), (b), the fre-
quency response of two polysilicon resistors, one each for 1
and 10 MX are depicted. The resistors are standard-layout,
according to the AMS 0.35 lm process [7]. The simulation
curves in Fig. 4 are plotted by Cadence Virtuoso [8].
The pole (fP1) and zero (fZ1) frequency for the 1 MX
resistor are approximately located at 50 MHz and 5 GHz.
For the 10 MX resistor, its pole (fP10) and zero (fZ10) fre-
quency are around 10 and 500 MHz.
The ratio of these two resistors, as shown in Fig. 4(c),
decreases at approximately 10 MHz (fP10), which is
determined by the 10 MX resistor due to its larger die area
which brings about larger parasitic capacitance.
The derivative of resistor ratio is given in Fig. 4(d). It
decreases between fP10 and fP1, and is dominated by the
10 MX resistor. It then increases between fP1 and fZ10, due
to the impedance of both resistors reducing within this
frequency range. When the frequency increases to
500 MHz (fZ1), the rate of increasing lowers as the impe-
dance of the 1 MX resistor becomes constant. Eventually,
as shown in Fig. 4(c), (d), if the frequency is higher than
both zeros of the resistors, in this frequency range the
impedance ratio is dominated by the parasitic capacitance
(or the die area of the resistor), which is not same as the
designed resistance ratio. Hence, it is necessary to mitigate
the parasitic capacitance of the IC resistors, especially for
the large die area devices.
The traditional guarding, or shielding, technique which
applies a guarding potential equal to the voltage at one end
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Fig. 3 Frequency response of integrated resistor RF SPICE models
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terminal of the resistor, is a commonly used layout tech-
nique to reduce the effect of parasitic capacitance [9–11].
However, a closer guarding voltage, with regards to the
potential at a point along the resistor’s length, will provide
a better mitigation of the effect of parasitic capacitance.
This is most simply applied by providing the average of
the terminals’ voltage as the guarding potential. In Fig. 5, a
resistor R has two node voltages, VN1 and VN2, and its
shield is connected to Vshield. Two node voltages, VN10 and
VN20, are the buffered voltages of VN1 and VN2, respectively.
Also, as shown in Fig. 5, the two segmentation resistors Ra
and Rb are equal, and are used as a pair to ensure the
shielding voltage Vshield is the average of these buffered
node voltages.
The voltage buffers are formed, as shown in Fig. 6, by
low-noise two-stage Complementary Metal-Oxide Semi-
conductor (CMOS) operational amplifiers (OPAMPs)
[12, 13]. In this study, the proposed circuits are targeted at
IC implementation and simulated on the AMS 0.35 lm
CMOS process [7]. The device geometries are given in
Table 1.
Simple linear integration of the difference between the
shield voltage and resistor voltage over length shows that
the total charge on the parasitic capacitance is halved.
The precise bode plot of the OPAMP design is shown in
Fig. 7. The frequency domain response of the OPAMP
indicates that, it achieves circa a 58 phase margin and
Fig. 4 Frequency response of a 1 MX polysilicon resistor. b 10 MX
polysilicon resistor. c Ratio of resistors. d Derivative of resistor ratio
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Fig. 6 Circuit schematic of a voltage buffer. b CMOS OPAMP
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5.4 dB gain margin. The bandwidth of the OPAMP is circa
3 kHz (3 dB).
The AC simulation of the voltage buffer is depicted in
Fig. 8. It is able to track the input voltage up to 10 MHz
which covers the frequency range of the simulated IC
resistors.
For a large resistor, a more efficient Segmentation
Guarding (SG) is employed by segmenting the long device
into equal-length smaller resistors in series. A testbench is
shown in Fig. 9, in which ‘Seg 1’, ‘Seg 2’, ‘Seg 4’ and ‘Seg
8’ indicate the number of target resistors employed. Each
of the target resistors is guarded by a shield held at a
potential tapped from a node providing the average voltage
across that resistor.
The impedance of the IC resistors (Z in Eq. 2) is reduced
by the current into the parasitic capacitance at high
frequencies,
Z ¼ Vin
Ir þ Ip þ Is ð2Þ
where, Vin the input voltage, Ir is the current into the
resistance, Ip is the current into the capacitance Cp and Is is
the current into the capacitance Cs.
Without guarding, the current into stray capacitance
(Ip_no) can be written as,
Ip no ¼ Vin  jxCp
2
ð3Þ
and, the current into the substrate capacitance (Is_no) is,
Is no ¼
Xn
i¼1
Vin  nin  12
   jxCs
n
ð4Þ
where, n is the number of the potential SG resistor pairs.
When the SG is applied, the current into stray capaci-
tance (Ip_SG) becomes,
Table 1 Dimension configurations of OPAMP
Device Size
M1-1, M1-2, M2-1, M2-2 4  100 lm
0:5 lm
M3-1, M3-2, M4-1, M4-2 1  20 lm
25 lm
M6-1, M6-2, M8-1, M8-2 1  10 lm
0:5 lm
M7-1, M7-2 1  20 lm
0:5 lm
M5-1, M5-2 1  2 lm
1 lm
M9-1, M9-2, M10-1, M10-2 1  10 lm
1 lm
Cm 1.5 pF, 41:2 lm
41:2 lm
Fig. 7 Bode plot of OPAMP
Fig. 8 AC simulation of voltage buffer
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Ip SG ¼ Vin  jxCp
n2
ð5Þ
and, the current into the substrate capacitance (Is_SG) is,
Is SG  0 ð6Þ
Therefore, as the equations show above, the SG can
effectively reduce the current into parasitic capacitance, so
that the usable frequency range of IC resistors are
increased.
Without guarding, the power consumption for the IC
resistors, both diffusion and polysilicon resistor, is about
50 lW. When the SG technique is implemented, the power
consumption increases to circa 460 lW. The power for
each voltage buffer, formed by the OPAMP, is approxi-
mately 210 lW. The power consumption of the OPAMP
can be reduced by decreasing the biasing current.
3 Results
The testing configurations are given in Table 2. For both
diffusion and polysilicon resistors, a relatively high overall
resistance of 80 MX is selected, consisting of eight 10 MX
resistors in series. The area of the diffusion resistors is
larger, as the bulk resistivity is lower than the polysilicon,
which leads to greater parasitic capacitance. For the SG
resistors, sixteen 1 kX polysilicon resistors are used, to
provide corresponding shielding voltages for both the dif-
fusion and polysilicon resistors under test. A ‘no guarding’
test is also implemented as the benchmark. The device
geometries of the IC resistors are given in Table 3.
The proposed SG technique is implemented on the AMS
0.35 lm CMOS process [7]. P-type diffusion resistors are
used, and the N-wells underneath the target resistors held at
the shielding potentials. As given in Table 2, five tests are
carried out with different numbers of segmentations. A 1 V
AC voltage is applied across the total target resistance in
all tests, the corresponding AC currents are depicted in
Fig. 10(a). At lower frequencies, the current through the
target diffusion resistors of all tests are approximately
equal. As the frequency increases, especially above
10 kHz, the current of the ‘no guarding’ test increases
significantly, which is caused by the parasitic capacitive
reactance. The impedance of the parasitic junction capac-
itance decreases with the increasing of frequency. The
current into the target resistor is dominated by the parasitic
capacitance at high frequencies. When the SGs are applied,
the rate of increase of AC current with frequency decreases
with increasing number of segmentations. As shown in
Fig. 10(b), the calculated impedance indicates that, with
Table 2 SG experiment
configurations
Tests Diffusion resistor Poly resistor
Target resistors (MX) SG resistors Target resistors (MX) SG resistors
No guarding 1 9 80 None 1 9 80 None
Seg 1 1 9 80 2 9 8 kX 1 9 80 2 9 8 kX
Seg 2 2 9 40 4 9 4 kX 2 9 40 4 9 4 kX
Seg 4 4 9 20 8 9 2 kX 4 9 20 8 9 2 kX
Seg 8 8 9 10 16 9 1 kX 8 9 10 16 9 1 kX
Table 3 Dimensions of IC
resistors
Device Size
Rpoly 10 MX, 50  300lm
2 lm
Rdiff 10 MX, 260  300 lm
1 lm
RSG 1 kX, 10 lm
10 lm
Fig. 10 a AC currents of diffusion resistors. b Impedance of
diffusion resistors
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the SGs providing closer shielding voltages that track the
distributed voltage along the length of the resistor, the
parasitic capacitance of the target diffusion resistor is
increasingly mitigated.
For the polysilicon resistor, the shielding voltages are
also applied to the N-wells underneath the target resistors.
As shown Fig. 11(a), the parasitic current generated by the
capacitive reactance for the ‘no guarding’ test becomes
noticeable when the frequency is above 500 Hz. The
impedances of different tests are plotted in Fig. 11(b). It
implies that the more SGs are implemented, the lesser the
parasitic current; and, therefore, the more parasitic capac-
itance is circumvented.
A second on-chip testbench (TB) is implemented, as
given in Fig. 12, an 80 MX polysilicon IC resistor is
connected in series with a voltage buffer. The equivalent
input impedance of the buffer is circa 42 GX [14]. The
voltage across the resistor Rploly is detected and amplified
by the instrumentation amplifier,
Vout ¼ Ains Vin  Vxð Þ
where, Vin in the input voltage, Vx is the node voltage and
Ains is the gain of the instrumentation amplifier.
The experiment results are given in Fig. 13. The
amplitude of the input signal is 100 mV, and the frequency
is 1 kHz. The gain of the instrumentation amplifier is
approximately 1.5 k. For the ‘no guarding’ test, as shown
in Fig. 13(a), the output of the instrumentation amplifier is
saturated. It is caused by the phase shift between Vin and
Vx, which is determined by the capacitive reactance of the
polysilicon resistor. When the SG technique (8 pairs of SG
guarding resistors) is implemented, as shown in Fig. 13(b),
the phase shift is significantly reduced, due to the effective
circumvention of the parasitic capacitance.
Fig. 11 a AC currents of polysilicon resistors. b Impedance of
polysilicon resistors
Rpoly
Instrumentation 
amplifier
Vin
x1
Zin
Vx
Vout
Vbuf
Fig. 12 On-chip TB of ploy resistor
Fig. 13 Output of TB a Without SG. b With SG
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An accurate measurement of the amplitude and phase dif-
ference for the IC resistor with different numbers of SG can be
attained by implementing a suppression loop system [15].
4 Conclusion
A resistor segmentation layout guarding technique is
demonstrated for IC implementation that offers better cir-
cumvention of parasitic capacitance than the conventional
guarding technique. The key degree of freedom exploited is
that a shield providing the average voltage, with respect to
the end terminals’ potential across the resistors’ length
offers a closer guarding voltage. The impedance of such
resistors is dominated by the capacitive reactance at high
frequencies. The usable frequency range of the IC resistor
is limited by the large parasitic capacitance, using the
conventional guarding technique.
By segmenting a long-length resistor into an increasing
number of guarded devices, the die area of individual sub-
devices is reduced. The parasitic capacitance of each
smaller device, both stray capacitance of the resistor body
and the resistor-to-substrate capacitance, is increasingly
mitigated. This increases the usable frequency range of the
integrated resistor. A concept-providing prototype is pre-
sented, and the simulated results indicate that a lower
effective capacitive reactance of the integrated resistor is
achieved by providing more SGs.
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